Jan 06, 2026
3.1 Dual-core debug environment There is a possibility to debug dual-core processor with single TRACE32 PowerView window, but for better orientation and easier debugging there is the possibility
Mar 02, 2026
STM32H7x5/x7 dual-core microcontroller debugging The STM32H7x5/x7 dual-core microcontroller lines as described in Table 1. Applicable products (named STM32H7x5/x7 microcontrollers in this
Feb 28, 2026
ModusToolbox™ software is a collection of GUI and non-GUI tools, libraries, and programs used to develop embedded applications. Desktop tools are installed as part of the
Nov 06, 2025
Introduction The STM32 Nucleo-64 boards, based on the MB1717 reference board (NUCLEO-C031C6 and NUCLEO-C051C8 order codes) provide an affordable and flexible way for users to try out new
Feb 23, 2026
Hardware Debugging Introduction In this lab you will use the uart_led design that was introduced in the previous labs. You will use Mark Debug feature and also the available Integrated Logic Analyzer
Apr 08, 2026
Finally, look at "core switches", like the 9600. 9600 is aimed at core switching because the line cards are specifically designed for that specific role. People have known to directly connect
Sep 08, 2025
Hardware/Software Debugging Introduction This lab is a continuation of the previous RTL Kernel Wizard Lab lab. You will use ChipScope to monitor signals at the kernel interface level and perform software
Nov 29, 2025
The following sections describe how to configure the Lauterbach TRACE32® debugger to support debug and trace of Linux running on the quad-core i 8M Application Processor by NXP Semiconductors.
Apr 18, 2026
For information about debugging and programming features, refer to the user manual ST-LINK/V2 in-circuit debugger/programmer for STM8 and STM32 (UM1075), which describes in detail all the ST
Sep 04, 2025
The command CORE.select allows to switch between cores (also visible and changeable via the “Status Bar” (ide_user.pdf)). Many commands also offer the option /CORE <core>, e.g.:
Sep 07, 2025
If the target provides a joint debug interface for several cores it is necessary to inform the TRACE32 instance which core it controls for debugging. The command SYStem NFIG RE allows to
Dec 08, 2025
Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI''s terms and conditions of sale
Jul 15, 2025
Connect the Debug Extender with your target by the 14-wire, 16-wire or 20-wire JTAG cable. Refer to the appendix Hardware Description of the user''s manual for more information about the correct pin
Sep 27, 2025
Usually the access ports, the core debug base and the CTI base are set when the CPU/SoC is selected, so the following SYStem NFIG commands would not be required.
Apr 10, 2026
Control of several cores over a common debug interface This new concept means that only one PowerDebug Module and one debug cable are required to debug all cores in a SoC. For this to work,
Dec 17, 2025
Multi-Core Debugging Example with AURIX TC2xx Understanding a Multi-Core Configuration Creating a New Workspace Preparing the Debugger Show, Hide and Group Windows-Related Perspectives
Sep 16, 2025
Introduction STM32 end-users are sometimes confronted with non- or partially-functional systems during product development. The best approach to use for the debug process is not always obvious,
Aug 08, 2025
It depends on the <strong>TriCore</strong> device, the debug cable and the debug connector which debug protocol can be<br /> used by the debugger to communicate with the device.
Jul 26, 2025
The Debug Cable comes with a license for debugging. Detailed information is available in chapter “Debug Cables and CombiProbe Whiskers” in Application Note Debug Cable TriCore, page 22
Aug 02, 2025
Discover what a core switch is and learn how to choose the right one for your network. Explore key features in selecting a core layer switch. Make
Feb 01, 2026
Special Login Special login can be used to access another device (like a switch, for example) that is connected through a serial cable by opening a telnet/ssh session that will get you
Feb 04, 2026
You can identify the debug cable version by typing ”version.hardware” into the TRACE32 command line or compare your debug cable with the pictures below. Debug cable versions and a description of the
Nov 26, 2025
With the use of switching-power supplies, power controllers can be susceptible to noise. This section provides considerations for power supply schematic and layout design for transient immunity.
Jun 16, 2026
As noted in my previous article Diving into JTAG protocol. Part 1 — Overview, JTAG was initially developed for testing integrated circuits and printed
Jun 27, 2026
we have core switch 3750 connect with 14 distribution switches 2960 with 2 uplink each, 3 switch work on speed 100 when i change one to 1000 i notice a strange behavoir in the enviroment
We Look Forward to Working with You